Datasheet

www.ti.com
PIN CONFIGURATIONS (NOT TO SCALE)
1
2
3
4
8
7
6
5
V
DD
DGND
SDI
SCLK
V
OUT
AGND
V
REF
CS
DAC8830
1
2
3
4
5
6
7
14
13
12
11
10
9
8
RFB
V
OUT
AGNDF
AGNDS
V
REF
−S
V
REF
−F
CS
V
DD
INV
DGND
LDAC
SDI
NC
SCLK
DAC8831
DAC8831
Thermal Pad
(1)
INV
DGND
LDAC
SDI
NC
V
OUT
AGNDF
AGNDS
V
REF
S
V
REF
F
2 3 5 64
13 12 10 911
14
1
V
DD
RFB
SCLK
CS
8
7
NOTE: (1) Exposed thermal pad in the QFN package
must be connected to analog ground.
DAC8830
DAC8831
SLAS449D FEBRUARY 2005 REVISED SEPTEMBER 2007
D PACKAGE D PACKAGE RGY PACKAGE
SO-8 SO-14 QFN-14
(TOP VIEW) (TOP VIEW) (TOP VIEW)
TERMINAL FUNCTIONS
TERMINAL
DESCRIPTION
NO. NAME
DAC8830
1 V
OUT
Analog output of DAC
2 AGND Analog ground
3 V
REF
Voltage reference input
4 CS Chip select input (active low). Data are not clocked into SDI unless CS is low
5 SCLK Serial clock input
6 SDI Serial data input. Data are latched into input register on the rising edge of SCLK.
7 DGND Digital ground
8 V
DD
Analog power supply, +3 V to +5 V
DAC8831
1 RFB Feedback resistor. Connect to the output of external operational amplifier in bipolar mode.
2 V
OUT
Analog output of DAC
3 AGNDF Analog ground (Force)
4 AGNDS Analog ground (Sense)
5 V
REF
S Voltage reference input (Sense). Connect to external voltage reference
6 V
REF
F Voltage reference input (Force). Connect to external voltage reference
7 CS Chip select input (active low). Data are not clocked into SDI unless CS is low.
8 SCLK Serial clock input.
9 NC No internal connection
10 SDI Serial data input. Data are latched into input register on the rising edge of SCLK.
Load DAC control input. Active low. When LDAC is Low, the DAC latch is simultaneously updated with the content
11 LDAC
of the input register.
12 DGND Digital ground
13 INV Junction point of internal scaling resistors. Connect to external operational amplifier inverting input in bipolar mode.
14 V
DD
Analog power supply, +3 V to +5 V.
Copyright © 2005 2007, Texas Instruments Incorporated Submit Documentation Feedback 5
Product Folder Link(s): DAC8830 DAC8831