Datasheet
www.ti.com
PIN ASSIGNMENTS
REF
R
COM
R1
R
OFS
R
FB
I
OUT
AGND
LDAC
WR
D15
D14
D13
D12
D11
RST
D0
D1
D2
D3
V
DD
DGND
D4
D5
D6
D7
D8
D9
D10
1
2
3
4
5
6
7
8
9
10
11
12
13
14
28
27
26
25
24
23
22
21
20
19
18
17
16
15
DAC8820
DAC8820
SBAS358D – AUGUST 2005 – REVISED FEBRUARY 2008
ELECTRICAL CHARACTERISTICS (continued)
All specifications at – 40 ° C to +85C, V
DD
= +2.7 V to +5.5 V, I
OUT
= virtual GND, GND = 0 V, V
REF
= 10 V, and T
A
= full
operating temperature, unless otherwise noted.
DAC8820
PARAMETER CONDITIONS MIN TYP MAX UNITS
POWER REQUIREMENTS
V
DD
2.7 5.5 V
I
DD
(normal operation) Logic inputs = 0 V 5 µ A
V
DD
= +4.5 V to +5.5 V V
IH
= V
DD
and V
IL
= GND 3 5 µ A
V
DD
= +2.7 V to +3.6 V V
IH
= V
DD
and V
IL
= GND 1 2.5 µ A
AC CHARACTERISTICS
(2)
Output current settling time 0.5 µ s
Reference multiplying BW V
REF
= 5 V
PP
, Data = FFFFh 8 MHz
V
REF
= 0 V to 10 V,
DAC glitch impulse 2 nV – s
Data = 7FFFh to 8000h to 7FFFh
Feedthrough error V
OUT
/V
REF
Data = 0000h, V
REF
= 10 kHz, ± 10 V
PP
– 70 dB
LDAC = Logic low, V
REF
= – 10 V to + 10 V
Digital feedthrough 1 nV – s
Any code change
Total harmonic distortion V
REF
= 6 V
RMS
, Data = FFFFh, f = 1 kHz – 105 dB
Output spot noise voltage 10 nV/ √ Hz
(2) Specified by design and characterization; not production tested.
TERMINAL FUNCTIONS
PIN # NAME DESCRIPTION
Reference input and 4-quadrant resistor
1 REF
(R2).
Center tap of two 4-quadrant resistors
2 R
COM
(R1 and R2).
3 R1 4-quadrant resistor (R1).
4 R
OFS
Bipolar offset resistor
5 R
FB
Internal matching feedback resistor
6 I
OUT
DAC current output
7 AGND Analog ground
Digital input load DAC control. When
LDAC is high, data is loaded from input
8 LDAC
register into a DAC register, updating the
DAC output.
Write control digital input. Active low.
When WR is taken to logic low, data is
9 WR
loaded from the digital input pins (D0 – D15)
into a16-bit input register.
10 – 21 D15 – D4 Digital input data bits. D15 is MSB.
22 DGND Digital ground
23 V
DD
Positive power supply
24 – 27 D3 – D0 Digital Input data bits. D0 is LSB.
Reset. Active low. When RST is taken to
logic low, the DAC register is set to zero
28 RST
code, resulting in the DAC output being
set to 0 V.
4 Submit Documentation Feedback Copyright © 2005 – 2008, Texas Instruments Incorporated
Product Folder Link(s): DAC8820