Datasheet

www.ti.com
ELECTRICAL CHARACTERISTICS
DAC8806
SBAS385B APRIL 2006 REVISED FEBRUARY 2008
All specifications at 40 ° C to +85 ° C, V
DD
= +2.7 V to +5.5 V, I
OUT
= virtual GND, GND = 0 V, V
REF
= 10 V, and T
A
= full
operating temperature, unless otherwise noted.
DAC8806
PARAMETER CONDITIONS MIN TYP MAX UNITS
STATIC PERFORMANCE
Resolution 14 Bits
Relative accuracy DAC8806 ± 1 LSB
Differential nonlinearity ± 0.5 ± 1 LSB
Output leakage current Data = 0000h, T
A
= +25 ° C 5 nA
Output leakage current Data = 0000h, T
A
= T
MAX
10 nA
Full-scale gain error Unipolar, data = 3FFFh 1 ± 4 LSB
Bipolar, data = 3FFFh 1 ± 4 LSB
Full-scale temperature coefficient 1 2 ppm/ ° C
Bipolar zero scale error ± 1 ± 3 LSB
PSRR Power-supply rejection ratio; V
DD
= 5 V ± 10% ± 0.1 ± 1 LSB/V
OUTPUT CHARACTERISTICS
(1)
Output current 1.66 mA
Output capacitance Code dependent 50 pF
REFERENCE INPUT
V
REF
range 15 15 V
R
REF
Input resistance (unipolar) 4.5 6 7.5 k
Input capacitance 5 pF
R1/R2 R1/R2 resistance (bipolar) 9 12 15 k
R
OFS
, R
FB
Feedback and offset resistance 9 12 15 k
LOGIC INPUTS AND OUTPUT
(1)
Input low voltage V
IL
V
DD
= +2.7 V 0.6 V
V
IL
V
DD
= +5 V 0.8 V
Input high voltage V
IH
V
DD
= +2.7 V 2.1 V
V
IH
V
DD
= +5 V 2.4 V
Input leakage current I
IL
0.001 1 µ A
Input capacitance C
IL
8 pF
INTERFACE TIMING, V
DD
= +5.0V
(1)
(See Figure 40 and Table 1 )
t
DS
Data to WR setup time 20 ns
t
DH
Data to WR hold time 0 ns
t
WR
WR pulse width 20 ns
t
LDAC
LDAC pulse width 20 ns
Data setup time t
RST
RST pulse width 20 ns
Data hold time t
LWD
WR to LDAC delay time 0 ns
INTERFACE TIMING, V
DD
= +2.7V
(1)
(See Figure 40 and Table 1 )
t
DS
Data to WR setup time 35 ns
t
DH
Data to WR hold time 0 ns
t
WR
WR pulse width 35 ns
t
LDAC
LDAC pulse width 35 ns
Data setup time t
RST
RST pulse width 35 ns
Data hold time t
LWD
WR to LDAC delay time 0 ns
(1) Specified by design and characterization; not production tested.
Copyright © 2006 2008, Texas Instruments Incorporated Submit Documentation Feedback 3
Product Folder Link(s): DAC8806