Datasheet

www.ti.com
PCB LAYOUT
DAC8803
SBAS340C – JANUARY 2005 – REVISED FEBRUARY 2006
The DAC8803 is a high-accuracy DAC that can have its performance compromised by grounding and printed
circuit board (PCB) lead trace resistance. The 14-bit DAC8803 with a 10-V full-scale range has an LSB value of
610 µV. The ladder and associated reference and analog ground currents for a given channel can be as high as
2 mA. With this 2 mA current level, a series wiring and connector resistance of only 305 m Ω will cause 1 LSB of
voltage drop. The preferred PCB layout for the DAC8803 is to have all A
GND
X pins connected directly to an
analog ground plane at the unit. The non-inverting input of each channel I/V converter should also either connect
directly to the analog ground plane or have an individual sense trace back to the A
GND
X pin connection. The
feedback resistor trace to the I/V converter should also be kept short and low resistance to prevent IR drops from
contributing to gain error. This attention to wiring ensures the optimal performance of the DAC8803.
Table 1. Control Logic Truth Table
(1)
CS CLK LDAC RS MSB SERIAL SHIFT REGISTER INPUT REGISTER DAC REGISTER
H X H H X No effect Latched Latched
L L H H X No effect Latched Latched
L ↑ + H H X Shift register data advanced one bit Latched Latched
L H H H X No effect Latched Latched
Selected DAC updated
↑ + L H H X No effect Latched
with current SR contents
H X L H X No effect Latched Transparent
H X H H X No effect Latched Latched
H X ↑ + H X No effect Latched Latched
H X H L 0 No effect Latched data = 0000h Latched data = 0000h
H X H L H No effect Latched data = 2000h Latched data = 2000h
(1) ↑ + Positive logic transition; X = Do not care
Table 2. Serial Input Register Data Format, Data Loaded MSB First
(1)
Bit B15 B14 B13 B12 B11 B10 B9 B8 B7 B6 B5 B4 B3 B2 B1 B0 (LSB)
(MSB)
Data A1 A0 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0
(1) Only the last 16 bits of data clocked into the serial register (address + data) are inspected when the CS line positive edge returns to
logic high. At this point an internally generated load strobe transfers the serial register data contents (bits D13-D0) to the decoded
DAC-input-register address determined by bits A1 and A0. Any extra bits clocked into the DAC8803 shift register are ignored; only the
last 16 bits clocked in are used. If double-buffered data is not needed, the LDAC pin can be tied logic low to disable the DAC registers.
Table 3. Address Decode
A1 A0 DAC DECODE
0 0 DAC A
0 1 DAC B
1 0 DAC C
1 1 DAC D
20
Submit Documentation Feedback