Datasheet

ControlLogic
An ogal Monit ro
ToDAC-0,DAC-1,
DAC-2,DAC-3
ToDAC-0,DAC-1,
DAC-2,DAC-3
ToDAC-4,DAC-5,DAC-6,DAC-7
DAC8728
OFFSET-B
AGND-B
V
OUT
-7
V
MON
OFFSET-A
AGND-A
REF-B
Reference
BufferB
InternalTrimming
Zero/Gain;INL
Reference
BufferA
OFFSET
DACA
OFFSET
DACB
DAC-0
Latch-0
Power-Up/
Power-Down
Control
(SameFunctionBlocks
forAllChannels)
REF-A
LDAC
RST
RSTSEL
LDAC
CLR
USB/BTC
BUSY
GPIO
D15
D0
CS
R/W
ParallelBusInterface
IOV
DD
DGND DV
DD
AV
DD
AV
SS
V -0
OUT
V -7
OUT
RefBufferA
RefBufferB
OFFSET-B
Mux
Command
Registers
InputData
Register0
Correction
Engine
(WhenCorrectionEngineDisabled)
DAC-0
Data
UserCalibration:
ZeroRegister0
GainRegsiter0
V -0
OUT
A4
A0
DAC8728
www.ti.com SBAS466A –JUNE 2009–REVISED NOVEMBER 2009
ELECTRICAL CHARACTERISTICS: Single-Supply (continued)
All specifications at T
A
= T
MIN
to T
MAX
, AV
DD
= +32V, AV
SS
= 0V, DV
DD
= +5V, REF-A and REF-B = +5V, gain = 6, AGND-x =
DGND = 0V, and OFFSET-A = OFFSET-B = AGND, unless otherwise noted.
DAC8728
PARAMETER CONDITIONS MIN TYP MAX UNIT
POWER SUPPLY
AV
DD
+9 +36 V
DV
DD
+2.7 +5.5 V
IOV
DD
+1.7 DV
DD
V
Normal operation, midscale code, output unloaded 4.5 7 mA
AI
DD
Power down, output unloaded 35 µA
Normal operation 75 μA
DI
DD
Power down 35 μA
Normal operation, V
IH
= IOV
DD
, V
IL
= DGND 5 μA
IOI
DD
Power down, V
IH
= IOV
DD
, V
IL
= DGND 5 μA
Power dissipation Normal operation 144 224 mW
TEMPERATURE RANGE
Specified performance –40 +105 °C
FUNCTIONAL BLOCK DIAGRAM
Figure 1. Functional Block Diagram
Copyright © 2009, Texas Instruments Incorporated Submit Documentation Feedback 9
Product Folder Link(s): DAC8728