Datasheet

www.ti.com

DAC8574 as a Slave Receiver - High-Speed Mode

HS-Master Code R/W A Ctrl-Byte A MS-Byte A LS-Byte A/A P

”0” (write)

Data Transferred

(n* Words + Acknowledge)

Word = 16 Bit

S A Sr Slave Address

HS-Mode Continues

F/S-Mode HS-Mode F/S-Mode

Sr Slave Address

0 0 0 0 1 X X R/X

MSB LSB

HS-Mode Master Code:

A3 A2 L1 L0 X Sel1 Sel2 PD0

MSB LSB

Control Byte:

A3 = Extended Address Bit

A2 = Extended Address Bit

L1 = Load1 (Mode Select) Bit

L0 = Load0 (Mode Select) Bit

Sel1 = Buff Sel1 (Channel) Select Bit

Sel0 = Buff Sel0 (Channel) Select Bit

PD0 = Power Down Flag

D15 D14 D13 D12 D11 D10 D9 D8

MSB LSB

MS-Byte:

D7 D6 D5 D4 D3 D2 D1 D0

MSB LSB

LS-Byte:

D15 - D0 = Data Bits

X = Don’t Care

DAC8574

SLAS377B – JANUARY 2003 – REVISED DECEMBER 2004

Figure 52 shows the high-speed mode master transmitter addressing a DAC8574 Slave Receiver with a 7-bit

address.

Figure 52. High-Speed Mode: Slave Receiver