Datasheet

www.ti.com
OPERATION EXAMPLES
DAC8552
SLAS430A – JULY 2006 – REVISED OCTOBER 2006
Example 1: Write to Data Buffer A Through Buffer B; Load DAC A Through DAC B Simultaneously
• 1st — Write to Data Buffer A:
Reserved Reserved LDB LDA DC Buffer Select PD1 PD0 DB15 — DB1 DB0
0 0 0 0 X 0 0 0 D15 — D1 D0
• 2nd — Write to Data Buffer B and Load DAC A and DAC B simultaneously:
Reserved Reserved LDB LDA DC Buffer Select PD1 PD0 DB15 — DB1 DB0
0 0 1 1 X 1 0 0 D15 — D1 D0
The DAC A and DAC B analog outputs simultaneously settle to the specified values upon completion of the 2nd
write sequence. (The Load command moves the digital data from the data buffer to the DAC register at which
time the conversion takes place and the analog output is updated. Completion occurs on the 24th falling SCLK
edge after SYNC LOW.)
Example 2: Load New Data to DAC A and DAC B Sequentially
• 1st — Write to Data Buffer A and Load DAC A: DAC A output settles to specified value upon completion:
Reserved Reserved LDB LDA DC Buffer Select PD1 PD0 DB15 — DB1 DB0
0 0 0 1 X 0 0 0 D15 — D1 D0
• 2nd — Write to Data Buffer B and Load DAC B: DAC B output settles to specified value upon completion:
Reserved Reserved LDB LDA DC Buffer Select PD1 PD0 DB15 — DB1 DB0
0 0 1 0 X 1 0 0 D15 — D1 D0
After completion of the 1st write cycle, the DAC A analog output settles to the voltage specified; upon
completion of write cycle 2, the DAC B analog output settles.
Example 3: Power-Down DAC A to 1k Ω and Power-Down DAC B to 100k Ω Simultaneously
• 1st — Write power-down command to Data Buffer A:
Reserved Reserved LDB LDA DC Buffer Select PD1 PD0 DB15 — DB1 DB0
0 0 0 0 X 0 0 1 Don't Care
• 2nd — Write power-down command to Data Buffer B and Load DAC A and DAC B simultaneously:
Reserved Reserved LDB LDA DC Buffer Select PD1 PD0 DB15 — DB1 DB0
0 0 1 1 X 1 1 0 Don't Care
The DAC A and DAC B analog outputs simultaneously power-down to each respective specified mode upon
completion of the 2nd write sequence.
Example 4: Power-Down DAC A and DAC B to High-Impedance Sequentially:
• 1st — Write power-down command to Data Buffer A and Load DAC A: DAC A output = Hi-Z:
Reserved Reserved LDB LDA DC Buffer Select PD1 PD0 DB15 — DB1 DB0
0 0 0 1 X 0 1 1 Don't Care
• 2nd — Write power-down command to Data Buffer B and Load DAC B: DAC B output = Hi-Z:
Reserved Reserved LDB LDA DC Buffer Select PD1 PD0 DB15 — DB1 DB0
0 0 1 0 X 1 1 1 Don't Care
The DAC A and DAC B analog outputs sequentially power-down to high-impedance upon completion of the 1st
and 2nd write sequences, respectively.
16
Submit Documentation Feedback