Datasheet

www.ti.com
THEORY OF OPERATION
D/A SECTION
_
+Resistor String
Ref+
Ref−
DAC Register
V
OUT
50 k 50 k
V
REF
H
V
REF
L
70 k
V
OUT
 V
REF
L  (V
REF
H  V
REF
L) 
D
4096
RESISTOR STRING
V
REF
H
To Output
Amplifier
R
R R
R
V
REF
L
Output Amplifier
I
2
C Interface
DAC7573
SLAS398 – SEPTEMBER 2003
The architecture of the DAC7573 consists of a string DAC followed by an output buffer amplifier. Figure 29
shows a generalized block diagram of the DAC architecture.
Figure 29. R-String DAC Architecture
The input coding to the DAC7573 is unsigned binary, which gives the ideal output voltage as:
Where D = decimal equivalent of the binary code that is loaded to the DAC register; it can range from 0 to 4095.
The resistor string section is shown in Figure 30 . It is basically a divide-by-2 resistor, followed by a string of
resistors, each of value R. The code loaded into the DAC register determines at which node on the string the
voltage is tapped off to be fed into the output amplifier by closing one of the switches connecting the string to the
amplifier. Because the architecture consists of a string of resistors, it is specified monotonic.
Figure 30. Typical Resistor String
The output buffer is a gain-of-2 noninverting amplifier, capable of generating rail-to-rail voltages on its output,
which gives an output range of 0V to V
DD
. It is capable of driving a load of 2 k Ω in parallel with 1000 pF to GND.
The source and sink capabilities of the output amplifier can be seen in the typical curves. The slew rate is 1 V/ µs
with a half-scale settling time of 8 µs with the output unloaded.
I
2
C is a 2-wire serial interface developed by Philips Semiconductor (see I
2
C-Bus Specification, Version 2.1,
January 2000). The bus consists of a data line (SDA) and a clock line (SCL) with pullup structures. When the bus
is idle, both SDA and SCL lines are pulled high. All the I
2
C compatible devices connect to the I
2
C bus through
open drain I/O pins, SDA and SCL. A master device, usually a microcontroller or a digital signal processor,
controls the bus. The master is responsible for generating the SCL signal and device addresses. The master also
generates specific conditions that indicate the START and STOP of data transfer. A slave device receives and/or
transmits data on the bus under control of the master device.
11