Datasheet

OPERATION
INTERFACE LOGIC
DB15
MSB
16-BitInputLatch
16-BitD/ALatch
28 27 26 25 24 23 22 21 20 19 18 17
DB0
LSB
6 5
+10V
Reference
2 1
7
DCOM
+V
CC
ACOM
V
REFOUT
GainAdjust
10
WR
12A
0
11A
1
9CLR
8
-V
CC
16 15 14 13
Bipolar
Offset
Adjust
4
3
V
OUT
D/ASwitches
-V
CC
+2.5V
15kW
170W
9750W
250W
10kW
DAC712
SBAS023A – SEPTEMBER 2000 – REVISED JULY 2009 ................................................................................................................................................. www.ti.com
The DAC712 is a monolithic integrated-circuit, 16-bit All latches are level-triggered. Data present when the
D/A converter complete with 16-bit D/A converter enable inputs are logic '0' enter the latch. When the
switches and ladder network, voltage reference, enable inputs return to logic '1', the data are latched.
output amplifier, and microprocessor bus interface.
The CLR input resets both the input latch and the D/A
latch to give a bipolar zero output.
The DAC712 has double-buffered data latches. The
input data latch holds a 16-bit data word before
loading it into the second latch, the D/A latch. This
double-buffered organization permits simultaneous
update of several D/A converters. All digital control
inputs are active low. Refer to the block diagram of
Figure 8 .
Figure 8. DAC712 Block Diagram
12 Submit Documentation Feedback Copyright © 2000 – 2009, Texas Instruments Incorporated
Product Folder Link(s): DAC712