Datasheet

www.ti.com
Σ
Q(t)
I(t)
11
11
10
qmc_gain_a/2
10
{0, 1/2
10
, ..., 2 – 1/2
10
}
X
X
X
qmc_phase/2
10
{–1/2, –1/2 + 1/2
10
, ..., 1/2 – 1/2
10
}
qmc_gain_b/2
10
{0, 1/2
10
, ..., 2 – 1/2
10
}
B0164−01
L-
O
L-
O
side-
band
side-
band
Uncorrected Corrected
C003
DAC Offset Control
DAC5687
SLWS164E FEBRUARY 2005 REVISED SEPTEMBER 2006
Figure 40. QMC Block Diagram
Figure 41. Example of Sideband Optimization Using QMC Phase and Gain Adjustments
Registers daca_offset and dacb_offset control the I and Q path offsets and are 13-bit values with a range of
4096 to 4095. The DAC offset value adds a digital offset to the digital data before digital-to-analog conversion.
The qmc_gain_a and qmc_gain_b registers can be used to back off the signal before the offset to prevent
saturation when the offset value is added to the digital signal. The offset values are in 2s-complement format.
It takes four DAC clock cycles to update the 14-bit DAC5687 offset registers. During the first clock cycle, the two
MSBs, daca_offset(13:12) and dacb_offset(13:12), are updated, followed by daca_offset(11:8) and
dacb_offset(11:8) on the second clock cycle, daca_offset(7:4) and dacb_offset(7:4) on the third clock cycle, and
daca_offset(3:0) and dacb_offset(3:0) on the fourth clock cycle.
Copyright © 2005 2006, Texas Instruments Incorporated Submit Documentation Feedback 39
Product Folder Link(s): DAC5687