Datasheet

POWER-ON
RESET
DAC
REGISTER
I
2
C
INTERFACE
POWER-DOWN
CONTROL
LOGIC
V
REF
*
DAC121C081 / DAC121C085
SCL SDA
BUFFER
12
V
OUT
2.5k 100k
12 BIT DAC
GND
12
ADR1*
REF
ADR0
* NOTE: ADR1 and V
REF
are for the DAC121C085 only. The DAC121C085 uses an external
reference (V
REF
), whereas, the DAC121C081 uses the supply (V
A
) as the reference.
V
A
*
ADR0
SCL
SDA
V
OUT
V
A
GND
WSON
1
2
3
5
4
6
DAC121C081
ADR0
SCL
SDA
V
OUT
V
A
GND
SOT
1
2
3
5
4
6
DAC121C081
ADR1
SDA
ADR0
V
A
GND
VSSOP
1
2
4
7
8
3SCL
6
5
V
REF
V
OUT
DAC121C085
DAC121C081, DAC121C085
SNAS395D –DECEMBER 2007–REVISED MARCH 2013 www.ti.com
Pin-Compatible Alternatives
All devices are fully pin and function compatible.
Resolution SOT-6 and WSONP-6 Packages VSSOP-8 Package w/ External Reference
12-bit DAC121C081 DAC121C085
10-bit DAC101C081 DAC101C085
8-bit DAC081C081 DAC081C085
Connection Diagrams
Block Diagram
2 Submit Documentation Feedback Copyright © 2007–2013, Texas Instruments Incorporated
Product Folder Links: DAC121C081 DAC121C085