Datasheet
Table Of Contents

DB15 DB0
SCLK
D
IN
SYNC
t
SYNC
t
DS
t
DH
t
CL
t
CH
1 / f
SCLK
t
CFSR
|
|
||
1 2 13 14 15 16
t
SS
OUTPUT
VOLTAGE
DIGITAL INPUT CODE
0
0 1024
ZE
FSE
GE = FSE - ZE
FSE = GE + ZE
1023 x V
REFIN
1024
DAC104S085
SNAS362F –MAY 2006–REVISED MARCH 2013
www.ti.com
on V
REFIN
with a full-scale code loaded into the DAC.
POWER EFFICIENCY is the ratio of the output current to the total supply current. The output current comes from
the power supply. The difference between the supply and output currents is the power consumed by the
device without a load.
SETTLING TIME is the time for the output to settle to within 1/2 LSB of the final value after the input code is
updated.
TOTAL HARMONIC DISTORTION (THD)is the measure of the harmonics present at the output of the DACs
with an ideal sine wave applied to V
REFIN
. THD is measured in dB.
WAKE-UP TIMEis the time for the output to exit power-down mode. This is the time from the falling edge of the
16th SCLK pulse to when the output voltage deviates from the power-down voltage of 0V.
ZERO CODE ERROR is the output error, or voltage, present at the DAC output after a code of 000h has been
entered.
Transfer Characteristic
Figure 1. Input / Output Transfer Characteristic
Timing Diagrams
Figure 2. Serial Timing Diagram
8 Submit Documentation Feedback Copyright © 2006–2013, Texas Instruments Incorporated
Product Folder Links: DAC104S085