Datasheet
MICROWIRE
DEVICE
DAC088S085
CS
SK
SO
SCLK
DIN
SYNC
68HC11
DAC088S085
PC7
SCK
MOSI
SCLK
DIN
SYNC
80C51/80L51
DAC088S085
P3.3
TXD
RXD
SCLK
DIN
SYNC
ADSP-2101/
ADSP2103
DAC088S085
TFS
DT
SCLK
DIN
SCLK
SYNC
DAC088S085
SNAS424C –AUGUST 2007–REVISED MARCH 2013
www.ti.com
Figure 41. ADSP-2101/2103 Interface
80C51/80L51 Interface
A serial interface between the DAC088S085 and the 80C51/80L51 microcontroller is shown in Figure 42. The
SYNC signal comes from a bit-programmable pin on the microcontroller. The example shown here uses port line
P3.3. This line is taken low when data is transmitted to the DAC088S085. Since the 80C51/80L51 transmits 8-bit
bytes, only eight falling clock edges occur in the transmit cycle. To load data into the DAC, the P3.3 line must be
left low after the first eight bits are transmitted. A second write cycle is initiated to transmit the second byte of
data, after which port line P3.3 is brought high. The 80C51/80L51 transmit routine must recognize that the
80C51/80L51 transmits data with the LSB first while the DAC088S085 requires data with the MSB first.
Figure 42. 80C51/80L51 Interface
68HC11 Interface
A serial interface between the DAC088S085 and the 68HC11 microcontroller is shown in Figure 43. The SYNC
line of the DAC088S085 is driven from a port line (PC7 in the figure), similar to the 80C51/80L51.
The 68HC11 should be configured with its CPOL bit as a zero and its CPHA bit as a one. This configuration
causes data on the MOSI output to be valid on the falling edge of SCLK. PC7 is taken low to transmit data to the
DAC. The 68HC11 transmits data in 8-bit bytes with eight falling clock edges. Data is transmitted with the MSB
first. PC7 must remain low after the first eight bits are transferred. A second write cycle is initiated to transmit the
second byte of data to the DAC, after which PC7 should be raised to end the write sequence.
Figure 43. 68HC11 Interface
Microwire Interface
Figure 44 shows an interface between a Microwire compatible device and the DAC088S085. Data is clocked out
on the rising edges of the SK signal. As a result, the SK of the Microwire device needs to be inverted before
driving the SCLK of the DAC088S085.
Figure 44. Microwire Interface
26 Submit Documentation Feedback Copyright © 2007–2013, Texas Instruments Incorporated
Product Folder Links: DAC088S085