Datasheet

Snap
Back
GND
D1
PIN
POWER-ON
RESET
DAC
REGISTER
I
2
C
INTERFACE
POWER-DOWN
CONTROL
LOGIC
V
REF
*
DAC081C081 / DAC081C085
SCL SDA
BUFFER
8
V
OUT
2.5k 100k
8 BIT DAC
GND
8
ADR1*
REF
ADR0
* NOTE: ADR1 and V
REF
are for the DAC081C085 only. The DAC081C085 uses an external
reference (V
REF
), whereas, the DAC081C081 uses the supply (V
A
) as the reference.
V
A
*
ADR0
SCL
SDA
V
OUT
V
A
GND
WSON
1
2
3
5
4
6
DAC081C081
ADR0
SCL
SDA
V
OUT
V
A
GND
SOT
1
2
3
5
4
6
DAC081C081
ADR1
SDA
ADR0
V
A
GND
VSSOP
1
2
4
7
8
3SCL 6
5
V
REF
V
OUT
DAC081C085
DAC081C081, DAC081C085
SNAS449D –FEBRUARY 2008–REVISED MARCH 2013 www.ti.com
Pin-Compatible Alternatives
(1)
(continued)
Resolution SOT-6 and WSON-6 VSSOP-8 Package w/
Packages External Reference
8-bit DAC081C081 DAC081C085
Connection Diagrams
Block Diagram
PIN DESCRIPTIONS
Symbol Type Equivalent Circuit Description
V
OUT
Analog Output Analog Output Voltage.
Power supply input. For the SOT and WSON versions, this
V
A
Supply
supply is used as the reference. Must be decoupled to GND.
GND Ground Ground for all on-chip circuitry.
Serial Data bi-directional connection. Data is clocked into or
Digital out of the internal 16-bit register relative to the clock edges
SDA
Input/Output of SCL. This is an open drain data line that must be pulled
to the supply (V
A
) by an external pull-up resistor.
Serial Clock Input. SCL is used together with SDA to control
SCL Digital Input
the transfer of data in and out of the device.
2 Submit Documentation Feedback Copyright © 2008–2013, Texas Instruments Incorporated
Product Folder Links: DAC081C081 DAC081C085