Datasheet

www.ti.com

Output Clock

5 Output Clock

The CDCLVP1212 generates up to 12 LVPECL outputs. Four outputs are available on the

CDCLVP1212EVM (outputs 0, 5, 6, and 11) through the following SMAs:

• J13, J23 for OUT0

• J17, J27 for OUT5

• J33, J32 for OUT6

• J39, J38 for OUT11

The LVPECL outputs are terminated with 150 Ω to ground and ac-coupled to the respective SMAs.

6 Schematics and Layout

Figure 2 through Figure 4 show the printed circuit board (PCB) schematics.

NOTE: Board layouts are not to scale. These figures are intended to show how the board is laid

out; they are not intended to be used for manufacturing CDCLVP1212EVM PCBs.

Figure 2. CDCLVP1212EVM—Schematic

SCAU036–August 2009 Low Additive Phase Noise Clock Buffer Evaluation Board

Submit Documentation Feedback