www.ti.com
Schematics
Figure 3. Schematic – Power Supply Filter Networks (Page 3 of 5)
7
SCAU046– December 2011 10-Output Low Jitter Low Power Differential to LVCMOS Clock Buffer -
Evaluation Board
Submit Documentation Feedback
Copyright © 2011, Texas Instruments Incorporated
