Datasheet

1 7 1 1 8 1 1
S Slave Address A DataByte A P
MSB LSB MSB LSB
S StartCondition
Sr RepeatedStartCondition
1=Read(Rd)fromCDCE9xxdevice;0=Write(Wr)totheCDCE9xxx
A Acknowledg(ACK=0andNACK=1)
P StopCondition
MastertoSlave Transmission
SlavetoMaster Transmission
R/W
R/W
1 7 1 1 8 1 1 1
S Slave Address Wr A A A PDataByteCommandCode
8
1 7 1 1 1 1 1 1
S Slave Address Wr A A S Rd A
8 1 1
DataByte A P
CommandCode
8 7
Slave Address
1 7 1 1 1 1
S Slave Address Wr A A A
8 1 1 1 1
DataByte0 A A A P
8
DataByteN-1…
8
DataByte1
8
CommandCode ByteCount=N
8
CDCE949
CDCEL949
SCAS844D –AUGUST 2007–REVISED MARCH 2010 www.ti.com
Table 6. Command Code Definition
BIT DESCRIPTION
0 = Block Read or Block Write operation
7
1 = Byte Read or Byte Write operation
(6:0) Byte Offset for Byte Read, Block Read, Byte Write and Block Write operation.
Generic Programming Sequence
Figure 7. Generic Programming Sequence
Byte Write Programming Sequence
Figure 8. Byte Write Protocol
Byte Read Programming Sequence
Figure 9. Byte Read Protocol
Block Write Programming Sequence
NOTE: Data Byte 0 Bits [7:0] is reserved for Revision Code and Vendor Identification. Also it is used for internal test purpose
and should not be overwritten.
Figure 10. Block Write Programming
12 Submit Documentation Feedback Copyright © 2007–2010, Texas Instruments Incorporated
Product Folder Link(s): CDCE949 CDCEL949