User manual

www.ti.com Cryptography Registers
10.2.1.13 KEYWRITTENAREA Register (Offset = 404h) [reset = X]
KEYWRITTENAREA is shown in Figure 10-15 and described in Table 10-23.
Key Written Area Status This register shows which areas of the key store RAM contain valid written keys.
When a new key needs to be written to the key store, on a location that is already occupied by a valid key,
this key area must be cleared first. This can be done by writing this register before the new key is written
to the key store memory. Attempting to write to a key area that already contains a valid key is not allowed
and will result in an error.
Figure 10-15. KEYWRITTENAREA Register
31 30 29 28 27 26 25 24
RESERVED
R/W-X
23 22 21 20 19 18 17 16
RESERVED
R/W-X
15 14 13 12 11 10 9 8
RESERVED
R/W-X
7 6 5 4 3 2 1 0
RAM_AREA_W RAM_AREA_W RAM_AREA_W RAM_AREA_W RAM_AREA_W RAM_AREA_W RAM_AREA_W RAM_AREA_W
RITTEN7 RITTEN6 RITTEN5 RITTEN4 RITTEN3 RITTEN2 RITTEN1 RITTEN0
R/W1C-X R/W1C-X R/W1C-X R/W1C-X R/W1C-X R/W1C-X R/W1C-X R/W1C-X
Table 10-23. KEYWRITTENAREA Register Field Descriptions
Bit Field Type Reset Description
31-8 RESERVED R/W X
Software should not rely on the value of a reserved. Writing any
other value than the reset value may result in undefined behavior.
7 RAM_AREA_WRITTEN7 R/W1C X
On read this bit returns the key area written status. This bit can be
reset by writing a 1. Note: This register will be reset on a soft reset
initiated by writing to DMASWRESET.RESET. After a soft reset, all
keys must be rewritten to the key store memory.
0h = This RAM area is not written with valid key information
1h = This RAM area is written with valid key information
6 RAM_AREA_WRITTEN6 R/W1C X
On read this bit returns the key area written status. This bit can be
reset by writing a 1. Note: This register will be reset on a soft reset
initiated by writing to DMASWRESET.RESET. After a soft reset, all
keys must be rewritten to the key store memory.
0h = This RAM area is not written with valid key information
1h = This RAM area is written with valid key information
5 RAM_AREA_WRITTEN5 R/W1C X
On read this bit returns the key area written status. This bit can be
reset by writing a 1. Note: This register will be reset on a soft reset
initiated by writing to DMASWRESET.RESET. After a soft reset, all
keys must be rewritten to the key store memory.
0h = This RAM area is not written with valid key information
1h = This RAM area is written with valid key information
4 RAM_AREA_WRITTEN4 R/W1C X
On read this bit returns the key area written status. This bit can be
reset by writing a 1. Note: This register will be reset on a soft reset
initiated by writing to DMASWRESET.RESET. After a soft reset, all
keys must be rewritten to the key store memory.
0h = This RAM area is not written with valid key information
1h = This RAM area is written with valid key information
837
SWCU117A–February 2015–Revised March 2015
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated