User manual

www.ti.com

VIMS Registers

7.7.2.92 FSM_STEP_SIZE Register (Offset = 2270h) [reset = X]

FSM_STEP_SIZE is shown in Figure 7-102 and described in Table 7-99.

Internal. Only to be used through TI provided API.

Figure 7-102. FSM_STEP_SIZE Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16

RESERVED EC_STEP_SIZE

R-X R/W-X

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

RESERVED

R-X

Table 7-99. FSM_STEP_SIZE Register Field Descriptions

Bit Field Type Reset Description

31-25 RESERVED R X

Internal. Only to be used through TI provided API.

24-16 EC_STEP_SIZE R/W X

Internal. Only to be used through TI provided API.

15-0 RESERVED R X

Internal. Only to be used through TI provided API.

637

SWCU117A–February 2015–Revised March 2015 Versatile Instruction Memory System (VIMS)

Submit Documentation Feedback