User manual

www.ti.com

VIMS Registers

7.7.2.22 EFUSEERROR Register (Offset = 103Ch) [reset = X]

EFUSEERROR is shown in Figure 7-32 and described in Table 7-29.

Internal. Only to be used through TI provided API.

Figure 7-32. EFUSEERROR Register

31 30 29 28 27 26 25 24

RESERVED

R-X

23 22 21 20 19 18 17 16

RESERVED

R-X

15 14 13 12 11 10 9 8

RESERVED

R-X

7 6 5 4 3 2 1 0

RESERVED DONE CODE

R-X R/W-X R/W-X

Table 7-29. EFUSEERROR Register Field Descriptions

Bit Field Type Reset Description

31-6 RESERVED R X

Internal. Only to be used through TI provided API.

5 DONE R/W X

Internal. Only to be used through TI provided API.

4-0 CODE R/W X

Internal. Only to be used through TI provided API.

567

SWCU117A–February 2015–Revised March 2015 Versatile Instruction Memory System (VIMS)

Submit Documentation Feedback