User manual

www.ti.com

VIMS Registers

7.3 VIMS Registers

Table 7-2 lists the memory-mapped registers for the VIMS. All register offset addresses not listed in

Table 7-2 should be considered as reserved locations and the register contents should not be modified.

Table 7-2. VIMS Registers

Offset Acronym Register Name Section

0h STAT Status Section 7.3.1

4h CTL Control Section 7.3.2

537

SWCU117A–February 2015–Revised March 2015 Versatile Instruction Memory System (VIMS)

Submit Documentation Feedback