User manual
PRCM Registers
www.ti.com
6.2.3.7 SHUTDOWN Register (Offset = 18h) [reset = X]
SHUTDOWN is shown in Figure 17-42 and described in Table 17-63.
Shutdown Control This register contains bitfields required for entering shutdown mode
Figure 6-73. SHUTDOWN Register
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
RESERVED
R/W-X
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
RESERVED EN
R/W-X R/W-X
Table 6-77. SHUTDOWN Register Field Descriptions
Bit Field Type Reset Description
31-1 RESERVED R/W X
Software should not rely on the value of a reserved. Writing any
other value than the reset value may result in undefined behavior.
0 EN R/W X
Writing a 1 to this bit forces a shutdown request to be registered and
all I/O values to be latched - in the PAD ring, possibly enabling I/O
wakeup. Writing 0 will cancel a registered shutdown request and
open th I/O latches residing in the PAD ring. A registered shutdown
request takes effect the next time power down conditions exists. At
this time, the will not enter Powerdown mode, but instead it will turn
off all internal powersupplies, effectively putting the device into
Shutdown mode.
500
Power, Reset, and Clock Management SWCU117A–February 2015–Revised March 2015
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated