User manual

www.ti.com
10.1.3 Hardware Description .......................................................................................... 799
10.1.4 Module Description ............................................................................................. 800
10.1.5 Performance..................................................................................................... 810
10.1.6 Programming Guidelines ...................................................................................... 811
10.1.7 Conventions and Compliances ............................................................................... 820
10.2 Cryptography Registers.................................................................................................. 822
10.2.1 CRYPTO Registers............................................................................................. 823
11 I/O Control ....................................................................................................................... 867
11.1 Introduction ................................................................................................................ 868
11.2 IOC Overview ............................................................................................................. 868
11.3 I/O Mapping and Configuration ......................................................................................... 869
11.3.1 Basic I/O Mapping .............................................................................................. 869
11.3.2 MAP AUXIO from the Sensor Controller to DIO Pin ....................................................... 869
11.3.3 Map 32-kHz System Clock (LF Clock) to DIO/PIN ......................................................... 870
11.4 Edge Detection on Pin (DIO)............................................................................................ 870
11.4.1 Configure DIO as GPIO Input to Generate Interrupt on EDGE DETECT ............................... 870
11.5 AON IOC State Latching When Powering Off the MCU Domain .................................................. 870
11.6 Unused I/O Pins........................................................................................................... 871
11.7 GPIO........................................................................................................................ 871
11.8 I/O Pin Mapping........................................................................................................... 872
11.9 Peripheral PORTIDs...................................................................................................... 873
11.10 I/O Pin...................................................................................................................... 873
11.10.1 Physical Pin .................................................................................................... 873
11.10.2 Pin Configuration .............................................................................................. 874
11.11 I/O Control Registers..................................................................................................... 875
11.11.1 AON_IOC Registers .......................................................................................... 876
11.11.2 IOC Registers.................................................................................................. 883
11.11.3 GPIO Registers .............................................................................................. 1012
12 Micro Direct Memory Access (µDMA) ................................................................................ 1035
12.1 μDMA Introduction ...................................................................................................... 1036
12.2 Block Diagram ........................................................................................................... 1036
12.3 Functional Description .................................................................................................. 1037
12.3.1 Channel Assignments ........................................................................................ 1037
12.3.2 Priority .......................................................................................................... 1039
12.3.3 Arbitration Size ................................................................................................ 1039
12.3.4 Request Types ................................................................................................ 1039
12.3.5 Channel Configuration........................................................................................ 1040
12.3.6 Transfer Modes................................................................................................ 1041
12.3.7 Transfer Size and Increments ............................................................................... 1050
12.3.8 Peripheral Interface ........................................................................................... 1050
12.3.9 Software Request ............................................................................................. 1050
12.3.10 Interrupts and Errors ........................................................................................ 1051
12.4 Initialization and Configuration......................................................................................... 1051
12.4.1 Module Initialization ........................................................................................... 1051
12.4.2 Configuring a Memory-to-Memory Transfer ............................................................... 1052
12.4.3 Configuring Channel Assignments.......................................................................... 1052
12.5 µDMA Registers ......................................................................................................... 1052
12.5.1 UDMA Registers............................................................................................... 1053
13 Timers ........................................................................................................................... 1073
13.1 General-Purpose Timers ............................................................................................... 1074
13.2 Block Diagram ........................................................................................................... 1074
13.3 Functional Description .................................................................................................. 1075
13.3.1 GPTM Reset Conditions ..................................................................................... 1076
5
SWCU117A–February 2015–Revised March 2015 Contents
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated