User manual

PRCM Registers

www.ti.com

6.2.1.27 I2SCLKGS Register (Offset = 88h) [reset = X]

I2SCLKGS is shown in Figure 6-33 and described in Table 6-35.

I2S Clock Gate For Sleep Mode

Figure 6-33. I2SCLKGS Register

31 30 29 28 27 26 25 24

RESERVED

R-X

23 22 21 20 19 18 17 16

RESERVED

R-X

15 14 13 12 11 10 9 8

RESERVED

R-X

7 6 5 4 3 2 1 0

RESERVED CLK_EN

R-X R/W-X

Table 6-35. I2SCLKGS Register Field Descriptions

Bit Field Type Reset Description

31-1 RESERVED R X

Software should not rely on the value of a reserved. Writing any

other value than the reset value may result in undefined behavior.

0 CLK_EN R/W X

0: Disable clock 1: Enable clock For changes to take effect,

CLKLOADCTL.LOAD needs to be written

456

Power, Reset, and Clock Management SWCU117A–February 2015–Revised March 2015

Submit Documentation Feedback