User manual

www.ti.com

PRCM Registers

6.2.1.6 RFCCLKG Register (Offset = 2Ch) [reset = X]

RFCCLKG is shown in Figure 6-12 and described in Table 6-14.

RFC Clock Gate

Figure 6-12. RFCCLKG Register

31 30 29 28 27 26 25 24

RESERVED

R-X

23 22 21 20 19 18 17 16

RESERVED

R-X

15 14 13 12 11 10 9 8

RESERVED

R-X

7 6 5 4 3 2 1 0

RESERVED CLK_EN

R-X R/W-1h

Table 6-14. RFCCLKG Register Field Descriptions

Bit Field Type Reset Description

31-1 RESERVED R X

Software should not rely on the value of a reserved. Writing any

other value than the reset value may result in undefined behavior.

0 CLK_EN R/W 1h

0: Disable clock 1: Enable clock if RFC power domain is on For

changes to take effect, CLKLOADCTL.LOAD needs to be written

435

SWCU117A–February 2015–Revised March 2015 Power, Reset, and Clock Management

Submit Documentation Feedback