User manual

www.ti.com

Coretex-M3 Core Registers

Bits Field Name Description Type Reset

0x03 Hard fault

0x04 Memory management fault

0x05 Bus fault

0x06 Usage fault

0x07- Reserved

0x0A

0x0B SVCall

0x0C Reserved for debug

0x0D Reserved

0x0E PendSV

0x0F SysTick

0x10 Interrupt vector 0

0x11 Interrupt vector 1

... ...

0x31 Interrupt vector 33

0x32- Reserved

0x7F

For more information, see Section 4.1.2, Exception Types.

The value of this field is meaningful only when accessing PSR or

IPSR.

SWCU117A–February 2015–Revised March 2015

Submit Documentation Feedback