User manual

www.ti.com
6.1.2 Supply System ................................................................................................... 413
6.1.3 Digital Power Partitioning ....................................................................................... 415
6.1.4 Clock Management .............................................................................................. 417
6.1.5 Power Modes..................................................................................................... 422
6.1.6 Reset .............................................................................................................. 426
6.2 PRCM Registers .......................................................................................................... 427
6.2.1 PRCM Registers ................................................................................................. 428
6.2.2 AON_SYSCTL Registers ....................................................................................... 488
6.2.3 AON_WUC Registers ........................................................................................... 493
6.2.4 DDI_0_OSC Registers .......................................................................................... 509
7 Versatile Instruction Memory System (VIMS)........................................................................ 529
7.1 VIMS Configurations ..................................................................................................... 531
7.1.1 VIMS Modes...................................................................................................... 531
7.1.2 VIMS Flash Line Buffering...................................................................................... 534
7.1.3 VIMS Arbitration.................................................................................................. 534
7.1.4 VIMS Cache TAG Prefetch..................................................................................... 534
7.2 VIMS Software (SW) Remarks.......................................................................................... 534
7.2.1 Flash Program or Update....................................................................................... 534
7.2.2 VIMS Retention .................................................................................................. 534
7.3 VIMS Registers ........................................................................................................... 537
7.3.1 STAT Register (Offset = 0h) [reset = X] ...................................................................... 538
7.3.2 CTL Register (Offset = 4h) [reset = X] ........................................................................ 539
7.4 ROM ........................................................................................................................ 540
7.5 EEFUSE ................................................................................................................... 540
7.6 FLASH...................................................................................................................... 540
7.6.1 FLASH Memory Protection ..................................................................................... 540
7.6.2 Memory Programming .......................................................................................... 540
7.6.3 FLASH Memory Programming ................................................................................. 541
7.6.4 FLASH Read Timings .......................................................................................... 541
7.6.5 Power Mode Operations ........................................................................................ 541
7.7 VIMS Registers ........................................................................................................... 541
7.7.1 FLASHMEM Registers .......................................................................................... 542
7.7.2 FLASH Registers ................................................................................................ 543
7.8 ROM Functions ........................................................................................................... 669
7.9 SRAM ...................................................................................................................... 670
8 Bootloader....................................................................................................................... 671
8.1 Bootloader Functionality ................................................................................................. 672
8.1.1 Bootloader Disabling ............................................................................................ 672
8.1.2 Bootloader Backdoor ............................................................................................ 672
8.2 Bootloader Interfaces..................................................................................................... 672
8.2.1 Packet Handling.................................................................................................. 673
8.2.2 Transport Layer .................................................................................................. 674
8.2.3 Serial Bus Commands .......................................................................................... 676
9 Device Configuration......................................................................................................... 685
9.1 Customer Configuration (CCFG) ....................................................................................... 686
9.1.1 CCFG Registers ................................................................................................. 687
9.2 Factory Configuration (FCFG) .......................................................................................... 713
9.2.1 FCFG1 Registers ................................................................................................ 714
10 Cryptography ................................................................................................................... 797
10.1 AES Cryptoprocessor Overview ........................................................................................ 798
10.1.1 Functional Description ......................................................................................... 798
10.1.2 Power Management and Sleep Modes ...................................................................... 799
4
Contents SWCU117A–February 2015–Revised March 2015
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated