User manual

Interrupts and Events Registers

www.ti.com

4.6.2.84 UDMACH22SSEL Register (Offset = 5B0h) [reset = X]

UDMACH22SSEL is shown in Figure 4-93 and described in Table 4-99.

Output Selection for DMA Channel 22 SREQ

Figure 4-93. UDMACH22SSEL Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

RESERVED EV

R-X R-65h

Table 4-99. UDMACH22SSEL Register Field Descriptions

Bit Field Type Reset Description

31-7 RESERVED R X

Software should not rely on the value of a reserved. Writing any

other value than the reset value may result in undefined behavior.

6-0 EV R 65h

Read only selection value

65h = Software event 1, triggered by SWEV.SWEV1

372

Interrupts and Events SWCU117A–February 2015–Revised March 2015

Submit Documentation Feedback