User manual

www.ti.com

Interrupts and Events Registers

4.6.2.65 UDMACH8SSEL Register (Offset = 540h) [reset = X]

UDMACH8SSEL is shown in Figure 4-74 and described in Table 4-80.

Output Selection for DMA Channel 8 SREQ Single request is ignored for this channel

Figure 4-74. UDMACH8SSEL Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

RESERVED EV

R-X R-74h

Table 4-80. UDMACH8SSEL Register Field Descriptions

Bit Field Type Reset Description

31-7 RESERVED R X

Software should not rely on the value of a reserved. Writing any

other value than the reset value may result in undefined behavior.

6-0 EV R 74h

Read only selection value

74h = AUX observation loopback

349

SWCU117A–February 2015–Revised March 2015 Interrupts and Events

Submit Documentation Feedback