User manual

Interrupts and Events Registers

www.ti.com

4.6.2.60 UDMACH5BSEL Register (Offset = 52Ch) [reset = X]

UDMACH5BSEL is shown in Figure 4-69 and described in Table 4-75.

Output Selection for DMA Channel 5 REQ

Figure 4-69. UDMACH5BSEL Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

RESERVED EV

R-X R-39h

Table 4-75. UDMACH5BSEL Register Field Descriptions

Bit Field Type Reset Description

31-7 RESERVED R X

Software should not rely on the value of a reserved. Writing any

other value than the reset value may result in undefined behavior.

6-0 EV R 39h

Read only selection value

39h = SPIS RX FIFO DMA burst request, controlled by

SPIS:CFG.TR_DMA_REQ_TYPE

344

Interrupts and Events SWCU117A–February 2015–Revised March 2015

Submit Documentation Feedback