User manual

Interrupts and Events Registers

www.ti.com

4.6.2.52 UDMACH1BSEL Register (Offset = 50Ch) [reset = X]

UDMACH1BSEL is shown in Figure 4-61 and described in Table 4-67.

Output Selection for DMA Channel 1 REQ

Figure 4-61. UDMACH1BSEL Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

RESERVED EV

R-X R-30h

Table 4-67. UDMACH1BSEL Register Field Descriptions

Bit Field Type Reset Description

31-7 RESERVED R X

Software should not rely on the value of a reserved. Writing any

other value than the reset value may result in undefined behavior.

6-0 EV R 30h

Read only selection value

30h = UART0 RX DMA burst request, controlled by

UART0:DMACTL.RXDMAE

336

Interrupts and Events SWCU117A–February 2015–Revised March 2015

Submit Documentation Feedback