User manual
LR (R14)
PC (R15)
R5
R6
R7
R0
R1
R3
R4
R2
R10
R11
R12
R8
R9
Low registers
High registers
MSPPSP
PSR
PRIMASK
FAULTMASK
BASEPRI
CONTROL
General-purpose registers
Stack pointer
Link register
Program counter
Program status register
Exception mask registers
Control register
Special registers
See Note.
SP (R13)
www.ti.com
Coretex-M3 Core Registers
2.5 Coretex-M3 Core Registers
Figure 2-3 shows the Cortex-M3 register set. Table 2-2 lists the core registers. The core registers are not
memory mapped and are accessed by register name, so the base address is N/A (not applicable) and
there is no offset.
Figure 2-3. Cortex-M3 Register Set
Banked version of SP
33
SWCU117A–February 2015–Revised March 2015 The Cortex-M3 Processor
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated