User manual
www.ti.com
Interrupts and Events Registers
4.6.2.37 RFCSEL2 Register (Offset = 108h) [reset = X]
RFCSEL2 is shown in Figure 4-46 and described in Table 4-52.
Output Selection for RFC Event 2
Figure 4-46. RFCSEL2 Register
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
RESERVED EV
R-X R-3Fh
Table 4-52. RFCSEL2 Register Field Descriptions
Bit Field Type Reset Description
31-7 RESERVED R X
Software should not rely on the value of a reserved. Writing any
other value than the reset value may result in undefined behavior.
6-0 EV R 3Fh
Read only selection value
3Fh = GPT1A compare event. Configured by GPT1:TAMR.TCACT
309
SWCU117A–February 2015–Revised March 2015 Interrupts and Events
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated