User manual

www.ti.com

Interrupts and Events Registers

4.6.2.25 CPUIRQSEL24 Register (Offset = 60h) [reset = X]

CPUIRQSEL24 is shown in Figure 4-34 and described in Table 4-40.

Output Selection for CPU Interrupt 24

Figure 4-34. CPUIRQSEL24 Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

RESERVED EV

R-X R-27h

Table 4-40. CPUIRQSEL24 Register Field Descriptions

Bit Field Type Reset Description

31-7 RESERVED R X

Software should not rely on the value of a reserved. Writing any

other value than the reset value may result in undefined behavior.

6-0 EV R 27h

Read only selection value

27h = Combined DMA done corresponding flags are here

UDMA0:REQDONE

297

SWCU117A–February 2015–Revised March 2015 Interrupts and Events

Submit Documentation Feedback