User manual

Interrupts and Events Registers

www.ti.com

4.6.2.24 CPUIRQSEL23 Register (Offset = 5Ch) [reset = X]

CPUIRQSEL23 is shown in Figure 4-33 and described in Table 4-39.

Output Selection for CPU Interrupt 23

Figure 4-33. CPUIRQSEL23 Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

RESERVED EV

R-X R-5Dh

Table 4-39. CPUIRQSEL23 Register Field Descriptions

Bit Field Type Reset Description

31-7 RESERVED R X

Software should not rely on the value of a reserved. Writing any

other value than the reset value may result in undefined behavior.

6-0 EV R 5Dh

Read only selection value

5Dh = CRYPTO result available interupt event, the corresponding

flag is found here CRYPTO:IRQSTAT.RESULT_AVAIL. Controlled

by CRYPTO:IRQSTAT.RESULT_AVAIL

296

Interrupts and Events SWCU117A–February 2015–Revised March 2015

Submit Documentation Feedback