User manual

Interrupts and Events Registers

www.ti.com

4.6.2.22 CPUIRQSEL21 Register (Offset = 54h) [reset = X]

CPUIRQSEL21 is shown in Figure 4-31 and described in Table 4-37.

Output Selection for CPU Interrupt 21

Figure 4-31. CPUIRQSEL21 Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

RESERVED EV

R-X R-Eh

Table 4-37. CPUIRQSEL21 Register Field Descriptions

Bit Field Type Reset Description

31-7 RESERVED R X

Software should not rely on the value of a reserved. Writing any

other value than the reset value may result in undefined behavior.

6-0 EV R Eh

Read only selection value

Eh = GPT3A interrupt event, controlled by GPT3:TAMR

294

Interrupts and Events SWCU117A–February 2015–Revised March 2015

Submit Documentation Feedback