User manual

Interrupts and Events Registers

www.ti.com

4.6.2.12 CPUIRQSEL11 Register (Offset = 2Ch) [reset = X]

CPUIRQSEL11 is shown in Figure 4-21 and described in Table 4-27.

Output Selection for CPU Interrupt 11

Figure 4-21. CPUIRQSEL11 Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

RESERVED EV

R-X R-19h

Table 4-27. CPUIRQSEL11 Register Field Descriptions

Bit Field Type Reset Description

31-7 RESERVED R X

Software should not rely on the value of a reserved. Writing any

other value than the reset value may result in undefined behavior.

6-0 EV R 19h

Read only selection value

19h = RFC Doorbell Command Acknowledgement Interrupt,

equvialent to RFC_DBELL:RFACKIFG.ACKFLAG

284

Interrupts and Events SWCU117A–February 2015–Revised March 2015

Submit Documentation Feedback