User manual

www.ti.com

Interrupts and Events Registers

4.6.2.11 CPUIRQSEL10 Register (Offset = 28h) [reset = X]

CPUIRQSEL10 is shown in Figure 4-20 and described in Table 4-26.

Output Selection for CPU Interrupt 10

Figure 4-20. CPUIRQSEL10 Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

RESERVED EV

R-X R-1Ah

Table 4-26. CPUIRQSEL10 Register Field Descriptions

Bit Field Type Reset Description

31-7 RESERVED R X

Software should not rely on the value of a reserved. Writing any

other value than the reset value may result in undefined behavior.

6-0 EV R 1Ah

Read only selection value

1Ah = Combined RCF hardware interrupt, corresponding flag is here

RFC_DBELL:RFHWIFG

283

SWCU117A–February 2015–Revised March 2015 Interrupts and Events

Submit Documentation Feedback