User manual

www.ti.com

Interrupts and Events Registers

4.6.2.3 CPUIRQSEL2 Register (Offset = 8h) [reset = X]

CPUIRQSEL2 is shown in Figure 4-12 and described in Table 4-18.

Output Selection for CPU Interrupt 2

Figure 4-12. CPUIRQSEL2 Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

RESERVED EV

R-X R-1Eh

Table 4-18. CPUIRQSEL2 Register Field Descriptions

Bit Field Type Reset Description

31-7 RESERVED R X

Software should not rely on the value of a reserved. Writing any

other value than the reset value may result in undefined behavior.

6-0 EV R 1Eh

Read only selection value

1Eh = Combined Interrupt for CPE Generated events.

Corresponding flags are here RFC_DBELL:RFCPEIFG. Only

interrupts selected with CPE1 in RFC_DBELL:RFCPEIFG can trigger

a RFC_CPE_1 event

275

SWCU117A–February 2015–Revised March 2015 Interrupts and Events

Submit Documentation Feedback