User manual
Interrupts and Events Registers
www.ti.com
4.6.2 EVENT Registers
Table 4-15 lists the memory-mapped registers for the EVENT. All register offset addresses not listed in
Table 4-15 should be considered as reserved locations and the register contents should not be modified.
Table 4-15. EVENT Registers
Offset Acronym Register Name Section
0h CPUIRQSEL0 Output Selection for CPU Interrupt 0 Section 4.6.2.1
4h CPUIRQSEL1 Output Selection for CPU Interrupt 1 Section 4.6.2.2
8h CPUIRQSEL2 Output Selection for CPU Interrupt 2 Section 4.6.2.3
Ch CPUIRQSEL3 Output Selection for CPU Interrupt 3 Section 4.6.2.4
10h CPUIRQSEL4 Output Selection for CPU Interrupt 4 Section 4.6.2.5
14h CPUIRQSEL5 Output Selection for CPU Interrupt 5 Section 4.6.2.6
18h CPUIRQSEL6 Output Selection for CPU Interrupt 6 Section 4.6.2.7
1Ch CPUIRQSEL7 Output Selection for CPU Interrupt 7 Section 4.6.2.8
20h CPUIRQSEL8 Output Selection for CPU Interrupt 8 Section 4.6.2.9
24h CPUIRQSEL9 Output Selection for CPU Interrupt 9 Section 4.6.2.10
28h CPUIRQSEL10 Output Selection for CPU Interrupt 10 Section 4.6.2.11
2Ch CPUIRQSEL11 Output Selection for CPU Interrupt 11 Section 4.6.2.12
30h CPUIRQSEL12 Output Selection for CPU Interrupt 12 Section 4.6.2.13
34h CPUIRQSEL13 Output Selection for CPU Interrupt 13 Section 4.6.2.14
38h CPUIRQSEL14 Output Selection for CPU Interrupt 14 Section 4.6.2.15
3Ch CPUIRQSEL15 Output Selection for CPU Interrupt 15 Section 4.6.2.16
40h CPUIRQSEL16 Output Selection for CPU Interrupt 16 Section 4.6.2.17
44h CPUIRQSEL17 Output Selection for CPU Interrupt 17 Section 4.6.2.18
48h CPUIRQSEL18 Output Selection for CPU Interrupt 18 Section 4.6.2.19
4Ch CPUIRQSEL19 Output Selection for CPU Interrupt 19 Section 4.6.2.20
50h CPUIRQSEL20 Output Selection for CPU Interrupt 20 Section 4.6.2.21
54h CPUIRQSEL21 Output Selection for CPU Interrupt 21 Section 4.6.2.22
58h CPUIRQSEL22 Output Selection for CPU Interrupt 22 Section 4.6.2.23
5Ch CPUIRQSEL23 Output Selection for CPU Interrupt 23 Section 4.6.2.24
60h CPUIRQSEL24 Output Selection for CPU Interrupt 24 Section 4.6.2.25
64h CPUIRQSEL25 Output Selection for CPU Interrupt 25 Section 4.6.2.26
68h CPUIRQSEL26 Output Selection for CPU Interrupt 26 Section 4.6.2.27
6Ch CPUIRQSEL27 Output Selection for CPU Interrupt 27 Section 4.6.2.28
70h CPUIRQSEL28 Output Selection for CPU Interrupt 28 Section 4.6.2.29
74h CPUIRQSEL29 Output Selection for CPU Interrupt 29 Section 4.6.2.30
78h CPUIRQSEL30 Output Selection for CPU Interrupt 30 Section 4.6.2.31
7Ch CPUIRQSEL31 Output Selection for CPU Interrupt 31 Section 4.6.2.32
80h CPUIRQSEL32 Output Selection for CPU Interrupt 32 Section 4.6.2.33
84h CPUIRQSEL33 Output Selection for CPU Interrupt 33 Section 4.6.2.34
100h RFCSEL0 Output Selection for RFC Event 0 Section 4.6.2.35
104h RFCSEL1 Output Selection for RFC Event 1 Section 4.6.2.36
108h RFCSEL2 Output Selection for RFC Event 2 Section 4.6.2.37
10Ch RFCSEL3 Output Selection for RFC Event 3 Section 4.6.2.38
110h RFCSEL4 Output Selection for RFC Event 4 Section 4.6.2.39
114h RFCSEL5 Output Selection for RFC Event 5 Section 4.6.2.40
118h RFCSEL6 Output Selection for RFC Event 6 Section 4.6.2.41
11Ch RFCSEL7 Output Selection for RFC Event 7 Section 4.6.2.42
120h RFCSEL8 Output Selection for RFC Event 8 Section 4.6.2.43
124h RFCSEL9 Output Selection for RFC Event 9 Section 4.6.2.44
270
Interrupts and Events SWCU117A–February 2015–Revised March 2015
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated