User manual

www.ti.com

Cortex-M3 Processor Registers

2.7.4.54 ID_ISAR4 Register (Offset = D70h) [reset = 1310132h]

ID_ISAR4 is shown in Figure 2-124 and described in Table 2-150.

ISA Feature 4 Information on the instruction set attributes register

Figure 2-124. ID_ISAR4 Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

RESERVED

R-1310132h

Table 2-150. ID_ISAR4 Register Field Descriptions

Bit Field Type Reset Description

31-0 RESERVED R 1310132h

Software should not rely on the value of a reserved. Writing any

other value than the reset value may result in undefined behavior.

197

SWCU117A–February 2015–Revised March 2015

Submit Documentation Feedback