User manual

Cortex-M3 Processor Registers

www.ti.com

2.7.4.53 ID_ISAR3 Register (Offset = D6Ch) [reset = 1111110h]

ID_ISAR3 is shown in Figure 2-123 and described in Table 2-149.

ISA Feature 3 Information on the instruction set attributes register

Figure 2-123. ID_ISAR3 Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

RESERVED

R-1111110h

Table 2-149. ID_ISAR3 Register Field Descriptions

Bit Field Type Reset Description

31-0 RESERVED R 1111110h

Software should not rely on the value of a reserved. Writing any

other value than the reset value may result in undefined behavior.

196

SWCU117A–February 2015–Revised March 2015

Submit Documentation Feedback