User manual

Cortex-M3 Processor Registers

www.ti.com

2.7.4.51 ID_ISAR1 Register (Offset = D64h) [reset = 2111000h]

ID_ISAR1 is shown in Figure 2-121 and described in Table 2-147.

ISA Feature 1 Information on the instruction set attributes register

Figure 2-121. ID_ISAR1 Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

RESERVED

R-2111000h

Table 2-147. ID_ISAR1 Register Field Descriptions

Bit Field Type Reset Description

31-0 RESERVED R 2111000h

Software should not rely on the value of a reserved. Writing any

other value than the reset value may result in undefined behavior.

194

SWCU117A–February 2015–Revised March 2015

Submit Documentation Feedback