User manual

Idle
Write slave
address to
I2C_MSA
Write data to
I2C_MDR
Read I2C_MSTAT
Read I2C_MSTAT
Write 0 t 111 to
I2C_MCTRL
BUSY bit = 0?
BUSY bit = 0? ERR bit = 0? Idle
Error service
Yes
No
Yes
No
Yes
No
Sequence may be omitted in
a single master system.
Functional Description www.ti.com
21.3.5.1 I
2
C Master Command Sequences
Figure 21-7 through Figure 21-12 show the command sequences available for the I
2
C master.
Figure 21-7. Master Single TRANSMIT
1384
SWCU117A–February 2015–Revised March 2015
Inter-Integrated Circuit (I
2
C) Interface
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated