User manual

www.ti.com

SSI Registers

20.7.1.4 SR Register (Offset = Ch) [reset = X]

SR is shown in Figure 20-16 and described in Table 20-6.

Status

Figure 20-16. SR Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16

RESERVED

R-X

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

RESERVED BSY RFF RNE TNF TFE

R-X R-X R-X R-X R-1h R-1h

Table 20-6. SR Register Field Descriptions

Bit Field Type Reset Description

31-5 RESERVED R X

Software should not rely on the value of a reserved. Writing any

other value than the reset value may result in undefined behavior.

4 BSY R X

Serial interface busy: 0: SSI is idle 1: SSI is currently transmitting

and/or receiving a frame or the transmit FIFO is not empty.

3 RFF R X

Receive FIFO full: 0: Receive FIFO is not full. 1: Receive FIFO is full.

2 RNE R X

Receive FIFO not empty 0: Receive FIFO is empty. 1: Receive FIFO

is not empty.

1 TNF R 1h

Transmit FIFO not full: 0: Transmit FIFO is full. 1: Transmit FIFO is

not full.

0 TFE R 1h

Transmit FIFO empty: 0: Transmit FIFO is not empty. 1: Transmit

FIFO is empty.

1371

SWCU117A–February 2015–Revised March 2015 Synchronous Serial Interface (SSI)

Submit Documentation Feedback