User manual

www.ti.com

General-Purpose Timer Registers

13.5.1.20 TAV Register (Offset = 50h) [reset = FFFFFFFFh]

TAV is shown in Figure 13-28 and described in Table 13-27.

Timer A Value This register shows the current value of the free running 16-bit Timer A. In the 32-bit mode

Figure 13-28. TAV Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

TAV

R/W-FFFFFFFFh

Table 13-27. TAV Register Field Descriptions

Bit Field Type Reset Description

31-0 TAV R/W FFFFFFFFh

GPT Timer A Register

1113

SWCU117A–February 2015–Revised March 2015 Timers

Submit Documentation Feedback