User manual

www.ti.com

µDMA Registers

12.5.1.18 REQDONE Register (Offset = 504h) [reset = X]

REQDONE is shown in Figure 12-24 and described in Table 12-25.

Channel Request Done

Figure 12-24. REQDONE Register

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

CHNLS

R/W-X

Table 12-25. REQDONE Register Field Descriptions

Bit Field Type Reset Description

31-0 CHNLS R/W X

Reflects the uDMA done status for the given channel, channel [Ch].

It's a sticky done bit. Unless cleared by writing a 1, it holds the value

of 1. Read as: Bit [Ch] = 0: Request has not completed for channel

Ch Bit [Ch] = 1: Request has completed for the channel Ch Writing a

1 to individual bits would clear the corresponding bit. Write as: Bit

[Ch] = 0: No effect. Bit [Ch] = 1: The corresponding [Ch] bit is

cleared and is set to 0

1071

SWCU117A–February 2015–Revised March 2015 Micro Direct Memory Access (µDMA)

Submit Documentation Feedback