User manual

SRC C
Task A
SRC
DST
Copied
SRC
DST
Copied
PRI
ALT
SRC
DST
Copied
SRC
DST
Copied
SRC
DST
Copied
SRC
DST
Copied
Task list
in memory
µDMA control table
in memory
Buffers
in memory
Task B
Task C
PRI
ALT
Using the primary control structure of the channel, the
µDMA controller copies task A configuration to the
alternate control structure of the channel.
Then, using the alternate control structure of the channel,
the µDMA controller copies data from source buffer A to
the peripheral data register.
Task list
in memory
µDMA control table
in memory
Buffers
in memory
Using the primary control structure of the channel, the
µDMA controller copies task B configuration to the
alternate control structure of the channel.
Then, using the alternate control structure of the channel,
the µDMA controller copies data from source buffer B to
the peripheral data register.
µDMA control table
in memory
Buffers
in memory
Using the primary control structure of the channel, the
µDMA controller copies task C configuration to the
alternate control structure of the channel.
Then, using the alternate control structure of the channel,
the µDMA controller copies data from source buffer C to
the peripheral data register.
PRI
ALT
Task list
in memory
Task A
Task B
Task A
Task C
Peripheral
data
register
SRC B
SRC C
Peripheral
data
register
SRC A
SRC C
Peripheral
data
register
SRC A
SRC B
Task B
Task C
SRC B
SRC A
www.ti.com
Functional Description
Figure 12-6. Peripheral Scatter-Gather, μDMA Copy Sequence
1049
SWCU117AFebruary 2015Revised March 2015 Micro Direct Memory Access (µDMA)
Submit Documentation Feedback
Copyright © 2015, Texas Instruments Incorporated