Datasheet
bq51050B
bq51051B
www.ti.com
SLUSB42D –JULY 2012–REVISED JANUARY 2014
ELECTRICAL CHARACTERISTICS (continued)
Over junction temperature range 0°C ≤ T
J
≤ 125°C and recommended supply voltage (unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
TERMINATION
Programmable termination current as a percentage of
K
TERM
R
TERM
= %I
ILIM
x K
TERM
200 240 280 Ω/%
I
ILIM
Constant current at the TERM pin to bias the
I
TERM
40 50 55 µA
termination reference
V
BAT(REG)
V
BAT(REG)
V
BAT(REG)
bq51050B
–135mV –110mV –90mV
V
RECH
Recharge threshold V
V
BAT(REG)
V
BAT(REG)
V
BAT(REG)
bq51051B
–125mV –95mV –70mV
TS / CTRL
I
TS-Bias
< 100 µA (periodically
V
TS
Internal TS bias voltage 2 2.2 2.4 V
driven see t
TS/CTRL-Meas
)
Rising threshold VTS: 50% → 60% 57 58.7 60
V
OC
Falling threshold VTS: 60% → 50% 55 56.3 57 %V
TSB
Hysteresis on 0C Comparator VTS: 60% → 50% 2.4
V
10C
Rising threshold VTS: 40% → 50% 46 47.8 49 %V
TSB
V
10C-Hyst
Hysteresis on 10C Comparator VTS: 50% → 40% 2 %V
TSB
V
45C
Falling threshold VTS: 25% → 15% 18 19.6 21 %V
TSB
V
45C-Hyst
Hysteresis on 45C Comparator VTS: 15% → 25% 3 %V
TSB
V
60C
Falling threshold VTS: 20% → 5% 12 13.1 14 %V
TSB
V
60C-Hyst
Hysteresis on 60C Comparator VTS: 5% → 20% 1 %V
TSB
I
45C
I
LIM
reduction percentage at 45c VTS: 25% → 15%, I
LOAD
= I
ILIM
45 50 55 %
V
CTRL-HI
CTRL pin threshold for a high V
TS/CTRL
: 50 → 150 mV 80 100 130 mV
V
CTRL-LOW
CTRL pin threshold for a low V
TS/CTR
L: 150 → 50 mV 50 80 100 mV
Time period of TS/CTRL measurements--when VTSB TS bias voltage is only driven when
T
TS/CTRL-Meas
24 ms
is being driven communication packets are sent
t
TS-Deglitch
Deglitch time for all TS comparators 10 ms
Pull-up resistor for the NTC network. Pulled up to the
NTC-Pullup 18 20 22 kΩ
TS bias LDO.
Nominal resistance requirement at 25c of the NTC
NTC-R
NOM
10 kΩ
resistor
Beta requirement for accurate temperature sensing via
NTC-Beta 3380 Ω
the above specified thresholds
THERMAL PROTECTION
Thermal shutdown temperature 155 °C
T
J
Thermal shutdown hysteresis 20 °C
OUTPUT LOGIC LEVELS ON /CHG
V
OL
Open drain CHG pin I
SINK
= 5 mA 500 mV
V
CHG
= 20 V,
I
OFF,CHG
CHG leakage current when disabled 1 µA
0°C ≤ T
J
≤ 85°C
COMM PIN
R
DS-
Comm1 and Comm2 V
rect
= 2.6V 1 Ω
ON(COMM)
f
COMM
Signaling frequency on COMM pin 2.00 Kb/s
V
COMM1
= 20 V,
I
OFF,Comm
Comm pin leakage current 1 µA
V
COMM2
= 20 V
CLAMP PIN
R
DS-
Clamp1 and Clamp2 0.75 Ω
ON(CLAMP)
Copyright © 2012–2014, Texas Instruments Incorporated Submit Documentation Feedback 5
Product Folder Links: bq51050B bq51051B