Datasheet

AC1
2
BOOT1
3
OUT
4
CLMP1
5
COM1
6
/CHG
7
/AD-EN
8
AD
9
AC2
19
RECT
18
BOOT2
17
CLMP2
16
COM2
15
VTSB
14
TS/
CTRL
13
ILIM
12
EN1
10
EN2
11
PGND
1
PGND
20
B2
AC2
B3
AC1
B4
AC1
B1
AC2
C2
RECT
C3
RECT
C4
BOOT1
C1
BOOT2
E2
CLMP2
E3
CLMP1
E4
COM1
E1
COM2
A2
PGND
A3
PGND
A4
PGND
A1
PGND
F2
VTSB
F3
AD-EN
F4
CHG
F1
TS/CTRL
G2
EN2
G3
EN1
G4
AD
G1
ILIM
D2
OUT
D3
OUT
D4
OUT
D1
OUT
bq51011
bq51013
SLVSAT9D –APRIL 2011–REVISED AUGUST 2012 www.ti.com
YFF Package
(TOP VIEW)
RHL Package
(TOP VIEW)
PIN FUNCTIONS
NAME YFF RHL I/O DESCRIPTION
AC1 B3, B4 2 I
AC input power from receiver coil antenna.
AC2 B1, B2 19 I
BOOT1 C4 3 O Bootstrap capacitors for driving the high-side FETs of the synchronous
rectifier. Connect a 10nF ceramic capacitor from BOOT1 to AC1 and from
BOOT2 C1 17 O
BOOT2 to AC2.
Filter capacitor for the internal synchronous rectifier. Connect a ceramic
RECT C2, C3 18 O capacitor to PGND. Depending on the power levels, the value may be
4.7μF to 22μF.
OUT D1, D2, D3, D4 4 O Output pin, delivers power to the load.
Open-drain output used to communicate with primary by varying reflected
impedance. Connect through a capacitor to either AC1 or AC2 for
capacitive load modulation (COM2 must be connected to the alternate
COM1 E4 6 O
AC1 or AC2 pin). For resistive modulation connect COM1 and COM2 to
RECT via a single resistor; connect through separate capacitors for
capacitive load modulation.
Open-drain output used to communicate with primary by varying reflected
impedance. Connect through a capacitor to either AC1 or AC2 for
capacitive load modulation (COM1 must be connected to the alternate
COM2 E1 15 O
AC1 or AC2 pin). For resistive modulation connect COM1 and COM2 to
RECT via a single resistor; connect through separate capacitors for
capacitive load modulation.
O Open drain FETs which are utilized for a non-power dissipative over-
voltage AC clamp protection. When the RECT voltage goes above 15 V,
CLMP2, E2, 5 both switches will be turned on and the capacitors will act as a low
CLMP1 E3 16 impedance to protect the IC from damage. If used, CLMP1 is required to
be connected to AC1, and CLMP2 is required to be connected to AC2 via
0.47µF capacitors.
PGND A1, A2, A3, A4 1, 20 Power ground
8 Submit Documentation Feedback Copyright © 2011–2012, Texas Instruments Incorporated
Product Folder Links: bq51011 bq51013